1. M. Blüml, F. Bouchard, A. Pawlak, A Technique for a Flexible Generation of Component ModelsProc. of the Workshop on Design Methodologies for Microelectronics and Signal ProcessingGliwice-Cracow, PolandOctober 1993.
2. M. Blüml, et al., A Methodology for the Development of High Quality Standard-Cell Models in VHDLVHDL Forum, Spring’92SantanderApril 1992.
3. M. Blüml, M. Lenzen, A. Pawlak, A Workbench For Generation of Component ModelsProc. of EURO-VHDL’93HamburgSept. 1993.
4. D. Coelho, Follow Simple Rules to Create VHDL ModelsElectronic Design, June 14, 1990.
5. J.-L. Dubois, Standard Component Model Definition in VHDLESPRIT Project 2072 ECIP Report, Jan. 91.