1. V. Berman, ASIC Design in VHDL: Building Efficient VITAL Libraries TutorialVHDL-Forum Spring’94April 1994.
2. W. D. Billowitch, Interoperability of VHDL Models. Proc. of EURO-VHDL’91, pp 128–1321991.
3. M. Blüml, B. Kierdorf, M. Lenzen, A. Pawlak, A Methodology for the Development of High Quality Standard-Cell Models in VHDL. Proc. of VHDL-Forum Spring’92, pp 17–261992.
4. C. Berthet, C. Quellier, An Efficient and Portable VHDL Library for ASIC Design. Proc. of EURO-ASIC’93, pp 2–101993.
5. J-P. Caïsso, J-L. Hallé, A Universal Structural VHDL Library for ASIC Simulations. Proceedings of the VHDL-Forum for CAD in Europe, pp. 185–190InnsbruckMarch 1993