1. C.H. Tan and J. Allen, “Minimization of Power in VLSI Circuits Using Transistor Sizing, Input Ordering, and Statistical Power Estimation,” Proc. Int’l workshop on Low Power Design, April, 1994, pp. 75–79.
2. H.B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley, 1990.
3. M. Berkelaar and J. Jess, “Gate Sizing in MOS Digital Circuits with Linear Programming,” Proc. European Design Automation Conf., 1990, pp. 217–221.
4. M. Berkelaar, P. Buurman, and J. Jess, “Computing the Entire Active Area/Power Consumption versus Delay Trade-off Curve for Gate Sizing with a Piecewise Linear Simulator,” Proc. IEEE Int’l. Conf. on Computer-Aided Design, 1994, pp. 474–480.
5. K.D. Boese and A.B. Kahng, “Zero-Skew Clock Routing Trees With Minimum Wirelength,” Proc. IEEE 5th Int’l ASIC Conf., Rochester, September 1992, pp. 1.1.1–1.1.5.