Author:
Dabholkar V.,Chakravarty S.,Pomeranz I.,Reddy S.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software
Cited by
184 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Cluster-based test vector re-ordering for reduced power dissipation in digital circuits;Automatika;2023-08-29
2. Design and Performance Comparison of X-Masking Models in DFT Applications;2023 8th International Conference on Communication and Electronics Systems (ICCES);2023-06-01
3. An analysis OF KNN model: Low power VLSI testing;SECOND INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, SYSTEMS AND SECURITIES (ICCSSS - 2022);2023
4. Test vector reordering in benchmark circuit testing;24TH TOPICAL CONFERENCE ON RADIO-FREQUENCY POWER IN PLASMAS;2023
5. On Reducing Power during Test Process of FPGAs;2022 10th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions) (ICRITO);2022-10-13