Author:
Poornimasre J.,Rajaguru Harikumar,Saravanakumar P.
Reference15 articles.
1. Survey of low-power testing of VLSI circuits
2. A. Chandra and K. Chakrabarty, Combining Low Power Scan testing and Test Data Compression for System-on-a-Chip, Proc. Design Automation Conf., 166–169, (2001).
3. R. Sankaralingam and N. A. Touba, Controlling Peak Power During Scan Testing, Proc. VLSI Test Symp., 153–159, (2002).
4. H. Stratigopoulos, Machine learning applications in IC testing, IEEE European Test Symposium (ETS), 1–10, (2018).
5. H. Dhotre, S. Eggersglüß, K. Chakrabarty and R. Drechsler, Machine Learning-based Prediction of Test Power, IEEE European Test Symposium (ETS), 1–6, (2019).