Author:
Pandian Asha Pon Soundra,Priya ,Veeranan Jeyalakshmi
Reference6 articles.
1. A New Test Vector Reordering Technique for Low Power Combinational Circuit Testing
2. Test Vector Reordering by using Hybrid Genetic Algorithm-Simulated Annealing for Lower Switching Activity
3. S. Chattopadhyay and N. Choudhary “Genetic Algorithm based Approach for Low Power Combinational Circuit Testing”. In Proc. of the VLSID, pp 552–559, 2003.
4. V. Dabholkar, S. Chakravarty, I. Pomeranz, and S. Reddy. “Techniques for Minimizing Power Dissipation in Scan and Combinational Circuits during Test Application” IEEE TCAD, 17(12):1325–1333, 1998. P. Flores, J. Costa,
5. Neto, J. Monteiro, and J. Marques-Silva. Assignment and Reordering of Incompletely Specified Pattern Sequences Targeting Minimum Power Dissipation. In Proc. of the VLSID, pp 37-41, 1999.