1. Power Dissipation;Low-Power Variation-Tolerant Design in Nanometer Silicon;2010-10-25
2. A New Logic Transformation Method for Both Low Power and High Testability;Lecture Notes in Computer Science;2004
3. A New Logic Design Method for Considering Low Power and High Testability;The Kluwer International Series in Engineering and Computer Science;2003
4. Algorithms for minimizing standby power in deep submicrometer, dual-V/sub t/ CMOS circuits;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2002-03
5. Logic;Practical Low Power Digital VLSI Design;1998