Publisher
Springer Berlin Heidelberg
Reference15 articles.
1. Rabaey, J.M., Pedram, M.: Low Power Design Methodologies, 1st edn. Kluwer Academic Publishers, Dordrecht (1996)
2. Rohfleisch, B., Kolbl, A., Wruth, B.: Reducing Power Dissipation after Technology Mapping by Structural Transformations. In: Proc. DAC, pp. 789–794 (1996)
3. Chang, S., et al.: Multilevel Boolean Network Optimizer. IEEE Trans. CAD 15(12), 1494–1504 (1996)
4. Cheng, K.T., Entrena, L.A.: Multi-level Logic Optimization By Redundancy Addition and Removal. In: Proc. European DAC, pp. 373–337 (1993)
5. Wang, Q., Vrudhula, S.B.: Multi-level Logic Optimization for Low Power using Local Logic Transformations. In: Proc. ICCAD, pp. 270–277 (1996)