Author:
Son Yoon-Sik,Chong Jong-Wha
Reference15 articles.
1. J. M. Rabaey, M. Pedram, 1st ed., LOW POWER DESIGN METHODOLOGIES, Kluwer Academic Publishers, 1996.
2. B. Rohfleisch, A. Kolbl, and B. Wruth, Reducing Power Dissipation after Technology Mapping by Structural Transformations, Proc. DAC, pp. 789–794, 1996.
3. S. Chang, M. Marek-Sadowska, and K. Cheng, Perturb and Simplify: Multilevel Boolean Network Optimizer, IEEE Trans. CAD, vol. 15, no. 12, pp. 1494–1504, Dec. 1996.
4. [4] K. T. Cheng and L. A. Entrena, Multi-level Logic Optimization By Redundancy Addition and Removal, Proc. European DAC. pp. 373–37, 1993.
5. [5] Q. Wang and S. B. Vrudhula, Multi-level Logic Optimization for Low Power using Local Logic Transformations, Proc. ICCAD, pp. 270–277, 1996