A Survey on High-Throughput Non-Binary LDPC Decoders: ASIC, FPGA and GPU Architectures-Reference-Cited by-同舟云学术

A Survey on High-Throughput Non-Binary LDPC Decoders: ASIC, FPGA and GPU Architectures

Published:2021 Issue: Volume: Page:1-1
ISSN:1553-877X
Container-title:IEEE Communications Surveys & Tutorials
language:
Short-container-title:IEEE Commun. Surv. Tutorials

Author:

Ferraz Oscar,Subramaniyan Srinivasan,Chinthalaa Ramesh,Andrade Joao,Cavallaro Joseph R.,Nandy Soumitra K.,Silva Vitor,Zhang Xinmiao,Purnaprajna Madhura,Falcao Gabriel

Funder

Department of Science and Technology Ministry of Science and Technology India

Fundao para a Cincia e a Tecnologia

National Science Foundation

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/9739/5451756/09606216.pdf?arnumber=9606216

Cited by 31 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design and Performance Evaluation of a Novel High-Speed Hardware Architecture for Keccak Crypto Coprocessor;International Journal of Parallel Programming;2024-08-29

2. Novel Minimalist Hardware Architecture for Long Sync Word Frame Synchronization and Payload Capture;Electronics;2024-08-25

3. Efficient LDPC Code Design based on Genetic Algorithm for IoT Applications;EAI Endorsed Transactions on Industrial Networks and Intelligent Systems;2024-08-01

4. Architecture Design for Pedestrian Detection Based on Memory Grid Occupancy and Data Reuse;2024 International Technical Conference on Circuits/Systems, Computers, and Communications (ITC-CSCC);2024-07-02

5. On Progressive Edge Growth Parity Check Matrix Generation for NB-LDPC Codes in HF Communications;2024 Systems of Signal Synchronization, Generating and Processing in Telecommunications (SYNCHROINFO);2024-07-01