Author:
Miyamoto H.,Yamagata T.,Mori S.,Kobayashi T.,Satoh S.,Yamada M.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Substrate-voltage control circuits for DRAMs at power-on timing;Electronics and Communications in Japan (Part II: Electronics);1992
2. The optimization of a DRAM CMOS row decoder circuit;Electronics and Communications in Japan (Part II: Electronics);1990