Author:
Agrawal Reeya,Tomar Vinay Kumar
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Low-Power 8x8 S-RAM Memory Design: CADENCE-Based Simulation and Analysis;2024 3rd International Conference for Innovation in Technology (INOCON);2024-03-01
2. Low Power SRAM using an Optimal Number of Split Bit Lines and Single-Ended Sensing;2023 31st International Conference on Electrical Engineering (ICEE);2023-05-09
3. Design and Optimization of High Performance SRAM Based on 110nm Process;2022 2nd International Conference on Computer Science, Electronic Information Engineering and Intelligent Control Technology (CEI);2022-09-23
4. A Review on SRAM Memory Design Using FinFET Technology;International Journal of System Dynamics Applications;2022-06-10
5. Security and Privacy of Blockchain-Based Single-Bit Cache Memory Architecture for IoT Systems;IEEE Access;2022