Abstract
The aim of the paper is to design a 16-bit RISC processor. It is having five stage pipelining which is designed using VHDL. RISC processors have a unique feature called pipelining. Pipelining is used to make processor faster. In Pipelining instruction cycle is divided into parts so that more than one instruction can be operated in parallel. Number of instructions are designed for this processors. Multiplier is also designed using ADD instruction. Proposed instructions are simulated using Xilinx ISE 13.1i. The processor is synthesized using Spartan-3A XC3S50A XILINX Tool.
Publisher
Granthaalayah Publications and Printers
Reference8 articles.
1. Pravin S. Mane, Indra Gupta, M. K. Vasantha, “Implementation of RISC Processor on FPGA”, Electrical Engineering Department, Indian Institute of Technology Roorkee, 2006 IEEE.
2. Kui YI, Yue-Hua DING, “32-bit RISC CPU Based on MIPS”, International Joint Conference on Artificial Intelligence, 2009 IEEE.
3. Mrs. Rupali S. Balpande, Mrs. Rashmi S. Keote, “Design of FPGA-based Instruction Fetch and Decode Module of 32-bit RISC (MIPS) Processor”, International Conference on Communication Systems and Network Technologies, 2011 IEEE.
4. Mr. S. P. Ritpurkar, Prof. M. N. Thakare, Prof. G. D. Korde, “Synthesis and Simulation of a 32Bit MIPS RISC Processor using VHDL”, International Conference on Advances in Engineering & Technology Research, 2014 IEEE.
5. David A. Patterson, John L. Hennessy, “Computer Organization and Design”, the Hardware and Software Interface, Third Edition.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献