Abstract
The design of RISC processors, which are the key of digital signal processing applications, are increasing in reconfigurable hardware. FPGAs are suitable reconfigurable hardware for RISC processor design, with advantages such as parallel processing and low power consumption. In this study, the design of the 32-bit RISC processor in a FPGA is presented. The designed RISC processor contains IEEE754 standard floating-point number processing unit, which is executed in a one clock cycle. The verification of the processor is performed for the Zynq-7000 SoC Artix-7 FPGA chip in the Xilinx Vivado tool. Classification of an artificial neural network using the iris dataset is carried out in this designed RISC processor. In order to compare the performance, the same artificial neural network is executed in real time within the dual-core ARM Cortex-A9 processor in the operating system of the Zynq-7000 SoC. The results show that the RISC processor designed in the FPGA executes at 20x less clock cycles and 3x higher speed compared to the ARM processor.
Publisher
Erzincan Universitesi Fen Bilimleri Ensitusu Dergisi
Reference21 articles.
1. Amit, S. (2006). Mac OS X internals: a systems approach. In: Addison-Wesley Professional.
2. Ball, J. (2007). Designing soft-core processors for FPGAs. In Processor Design (pp. 229-256): Springer.
3. Bhakti, T. L., Susanto, A., Santosa, P. I., & Widayati, D. T. (2012). Design of Bovine Semen Temperature Controller Using PID. Int. J. of Comp. Eng. Res, 2(7), 52-58.
4. Bilal, M., & Masud, S. (2007). Efficient color space conversion using custom instruction in a risc processor. Paper presented at the 2007 IEEE International Symposium on Circuits and Systems.
5. Chang, C.-T., Chang, C.-T., Yang, H.-L., & Chang, H.-T. (1996). Real-time implementation of speech recognition using RISC processor core. Paper presented at the Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit.