Abstract
For the 32nm logic technology and beyond, more stringent specifications in terms of dimensions and materials integrity continue to drive the cleaning process improvements. In this paper, post-etch wet cleaning was optimized in order to address CD loss issues and metal hard mask cleaning improvement in a Trench First Hard Mask (TFHM) backend architecture. Based on materials compatibility tests and electrical results, this wet clean process should also be fully compatible with a Via First Trench Last (VFTL) architecture.
Publisher
Trans Tech Publications, Ltd.
Subject
Condensed Matter Physics,General Materials Science,Atomic and Molecular Physics, and Optics
Reference11 articles.
1. M. -S. Liang, Challenges in Cu/Low-K integration, IEDM Technical Digest, pp.313-316, (2004).
2. R. Fox et al., High Performance k=2. 5 ULK Backend Solution Using an Improved TFHM Architecture, Extendible to the 45nm Technology Node, IEDM 2005 Technical Digest, pp.87-90.
3. E. Richard et al., Manufacturability and Speed Performance Demonstration of Porous ULK (k=2. 5) for a 45nm CMOS Platform, proceedings of VLSI 2007 conference.
4. L. Broussous et al., Porous Low-k Wet Etch in HF-based Solutions : Focus on Cleaning Process Window, "Pore-sealing" and "k recovery,. Solid State Phenomena Vols. 145-146 (2009) pp.295-302.
5. S. Lamy et al., Characterization of photoresist poisoning induced by a post etch stripping step, proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No. 02EX519), 2002, pp.30-2.