1. [1] J. Dickson, “On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique, ” IEEE J. Solid-State Circuits, vol. SC-11, no. 3, pp. 374-378, March 1976.
2. [2] J.-H. Choi, S.-I. Cho, M.-H. Park, and Y.-H. Kim, “A paired MOS charge pump for low voltage operation, ” IEICE Trans. Electron., vol. E86-C, no. 5, pp. 859-863, May 2003.
3. [3] J. C. Chen, T. H. Kuo, L. E. Cleverland, C. K. Chung, N. Leong, Y. K. Kim, T. Akaogi, and Y. Kasa, “A 2.7V only 8Mb_16 NOR flash memory, ” in Symp. VLSI Circuits Dig. Tech. Papers, pp. 172-173, June 1996.
4. High-performance 1-Gb-NAND flash memory with 0.12-μm technology
5. A new charge pump without degradation in threshold voltage due to body effect [memory applications]