Affiliation:
1. Graduate School of Science and Technology, Keio University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference27 articles.
1. [1] B. Black, M. Annavaram, N. Brekelbaum, J. DeVale, L. Jiang, G.H. Loh, D. McCaule, P. Morrow, D.W. Nelson, D. Pantuso, P. Reed, J. Rupley, S. Shankar, J.P. Shen, and C. Webb, “Die stacking (3D) microarchitecture,” Proc. International Symposium on Microarchitecture (MICRO'06), pp.469-479, Dec. 2006.
2. [2] K. Kumagai, C. Yang, S. Goto, T. Ikenaga, Y. Mabuchi, and K. Yoshida, “System-in-silicon architecture and its application to an H.264/AVC motion estimation fort 1080HDTV,” Proc. International Solid-State Circuits Conference (ISSCC'06), pp.430-431, Feb. 2006.
3. [3] W.R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A.M. Sule, M. Steer, and P.D. Franzon, “Demystifying 3D ICs: The pros and cons of going vertical,” IEEE Des. Test Comput., vol.22, no.6, pp.498-510, Nov. 2005.
4. [4] K. Kanda, D.D. Antono, K. Ishida, H. Kawaguchi, T. Kuroda, and T. Sakurai, “1.27-Gbps/pin, 3mW/pin wireless superconnect (WSC) interface scheme,” Proc. International Solid-State Circuits Conference (ISSCC'03), pp.186-187, Feb. 2003.
5. [5] N. Miura, H. Ishikuro, T. Sakurai, and T. Kuroda, “A 0.14pJ/b inductive-coupling inter-chip data transceiver with digitally-controlled precise pulse shaping,” Proc. International Solid-State Circuits Conference (ISSCC'07), pp.358-359, Feb. 2007.