1. [1] Y.K. Choi, K. Asano, N. Lindert, and V. Subramanian, “Ultra-thin body SOI MOSFET for deep-sub-tenth micron era,” Proc. IEEE International Electron Devices Meeting, pp.919-921, 1999.
2. [2] C. Gallon, C. Fenouillet-Beranger, A. Vandooren, F. Boeuf, S.Monfray, F. Payet, S. Orain, V. Fiori, F. Salvetti, N. Loubet, C.Charbuillet, A. Toffoli, F. Allain, K. Romanjek, I. Cayrefourcq, B. Ghyselen, C. Mazure, D. Delille, F. Judong, C. Perrot, M. Hopstaken, P. Scheblin, P. Rivallin, L. Brevard, O. Faynot, S. Cristoloveanu, and T. Skotnicki, “Ultra-thin fully depleted SOI devices with thin BOX, ground plane and strained liner booster,” Proc. 2006 IEEE International SOI Conference, pp.17-18, 2006.
3. [3] E. Yu, L. Chang, S. Ahmed, et al., “FinFET scaling to 10 nm gate length,” Proc. 2002 IEEE International Electron Devices Meeting, pp.251-254, 2002.
4. [4] P. Mishra, A. Muttreja, and N.K. Jha, “FinFET circuit design,” in Nanoelectronic Circuit Design, pp.23-54, Springer New York, 2011.
5. [5] D. Baccarin, D. Esseni, and M. Alioto, “Mixed FBB/RBB: a novel low-leakage technique for FinFET forced stacks,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.20, no.8, pp.1467-1472, 2012.