1. [1] J. Roullard, A. Farcy, S. Capraro, T. Lacrevaz, C. Bermond, G. Houzet, J. Charbonnier, C. Fuchs, C. Ferrandon, P. Leduc, and B. Flechet. “Evaluation of 3D interconnect routing and stacking strategy to optimize high speed signal transmission for memory on logic,” Proc. 62nd IEEE Electronic Components and Technology Conference, pp.8-13, May 2012.
2. [2] J.-S. Kim, C.S. Oh, H. Lee, D. Lee, H.-R. Hwang, S. Hwang, B. Na, J. Moon, J.-G. Kim, H. Park, J.-W. Ryu, K. Park, S.-K. Kang, S.-Y. Kim, H. Kim, J.-M. Bang, H. Cho, M. Jang, C. Han, J.-B. Lee, K. Kyung, J.-S. Choi, and Y.-H. Jun, “A 1.2V 12.8GB/s 2Gb mobile wide-I/O DRAM with 4×128 I/Os using TSV-based stacking,” Dig. Tech. Papers, 2011 IEEE Intl. Solid-State Circuits Conference, pp.496-497, Feb. 2011.
3. [3] J. Jeddeloh and B. Keeth, “Hybrid memory cube new DRAM architecture increases density and performance,” Dig. Tech. Papers, 2012 Symp. on VLSI Technology, pp.87-88, June 2012.
4. [4] Y. Araga, M. Nagata, G. Van der Plas, J. Kim, N. Minas, P. Marchal, Y. Travaly, M. Libois, A. La Manna, W. Zhang, and E. Beyne, “In-tier diagnosis of power domains in 3D TSV ICs,” Proc. 2012 IEEE International 3D Systems Integration Conference, pp.1-6, Feb. 2012.
5. [5] E.J. Marinissen, J. Verbree, and M. Konijnenburg, “A structured and scalable test access architecture for TSV-based 3D stacked IC,” Proc. 2010 28th IEEE VLSI Test Symposium, pp.269-274, April 2010.