A 24-bit sigma-delta ADC with configurable chopping scheme-Reference-Cited by-同舟云学术

A 24-bit sigma-delta ADC with configurable chopping scheme

Published:2019 Issue:10 Volume:16 Page:20190176-20190176
ISSN:1349-2543
Container-title:IEICE Electronics Express
language:en
Short-container-title:IEICE Electron. Express

Author:

Li Li¹,Cheng Xu¹,Zhang Zhang²,Zeng Jianmin²,Zeng Xiaoyang¹

Affiliation:

1. State Key Laboratory of ASIC and System, Fudan University

2. School of Electronic Science and Applied Physics, Hefei University of Technology

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials

Link

https://www.jstage.jst.go.jp/article/elex/16/10/16_16.20190176/_pdf

Reference30 articles.

1. [1] W. Sansen, et al.: “Toward sub-1-V analog integrated circuits in submicron standard CMOS technologies,” ISSCC Dig. Tech. Papers (1998) 484 (DOI: 10.1109/ISSCC.1998.672428).

2. [2] H. Li, et al.: “Novel single-loop multi-bit sigma-delta modulator using OTA sharing technique without DEM,” IEICE Electron. Express 8 (2011) 2041 (DOI: 10.1587/elex.8.2041).

3. [3] J. Garcia, et al.: “On continuous time incremental sigma-delta ADCs with extended range,” IEEE Trans. Instrum. Meas. 62 (2013) 60 (DOI: 10.1109/TIM.2012.2212597).

4. [4] K. Yamamoto and A. Carusone: “A 1-1-1-1 MASH delta-sigma modulator using dynamic comparator-based OTAs,” IEEE J. Solid-State Circuits 47 (2012) 1866 (DOI: 10.1109/JSSC.2012.2196732).

5. [5] Y. Chae and G. Han: “Low power sigma-delta modulator using class-C inverter,” IEEE Symposium on VLSI Circuits (2007) 240 (DOI: 10.1109/VLSIC.2007.4342734).

Cited by 8 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Analysis and Design of a Low-Voltage Low-Power High SNDR Current-Mode Sample and Hold Circuit Based on CMOS Technology;Wireless Personal Communications;2024-07

2. A 1.8 V 115.52 dB Third-Order Discrete-Time Sigma-Delta Modulator Using Nested Chopper Technology;Journal of Circuits, Systems and Computers;2023-11-16

3. Behavioral Modeling of A High-Resolution Sigma-Delta ADC;2022 10th International Symposium on Next-Generation Electronics (ISNE);2023-05-12

4. Design and Implementation of Sigma-Delta ADC Filter;Electronics;2022-12-19

5. A parasitic elimination bootstrapped switch and a fast settling residual amplifier for high-speed and high-resolution pipelined ADC;IEICE Electronics Express;2022-08-10