Design and Implementation of Sigma-Delta ADC Filter
-
Published:2022-12-19
Issue:24
Volume:11
Page:4229
-
ISSN:2079-9292
-
Container-title:Electronics
-
language:en
-
Short-container-title:Electronics
Author:
Wan Renzhuo,Li Yuandong,Tian Chengde,Yang Fan,Deng Wendi,Tang Siyu,Wang Jun,Zhang Wei
Abstract
This paper presents a digital decimation filter based on a third-order four-bit Sigma-Delta modulator. The digital decimation filter is an important part of the Sigma-Delta ADC and is designed to make the Sigma-Delta ADC (Analog-to-Digital Converter) meets the requirements of Signal-to-Noise Ratio (SNR) not less than 120 dB and Equivalent Number of Bits (ENOB) not less than 20 bits. It adopts a three-stages cascaded structure including a Cascaded Integrator Comb (CIC) decimation filter, a Finite Impulse Response (FIR) compensation filter, and a half-band (HB) filter. This structure effectively reduces about 13% multiplier cells and memory cells. The coefficient symmetry technique and CSD (Canonic Signed Digit) coding technique are used to optimize the parameters of the filter, which further reduces the computational complexity. After optimization, the circuit area is reduced by about 15%, and the logic resources are decreased by about 23%. The Verilog hardware description language is used to describe the behavior of the digital decimation filter, and the simulation is carried out based on the VCS (Verilog Compile Simulator) platform. At the same time, the prototype verification is implemented on the Xilinx Artix-7 series FPGA, and the ADC achieves 113 dB SNR and 18.5 bits ENOB. Finally, the Sigma-Delta ADC is fabricated on SMIC 0.18 μm CMOS process with the layout area of 714.8 μm × 628.4 μm and the power consumption of 11.2 mW. The more tests for the fabricated prototypes will be performed in the future to verify that the Sigma-Delta ADC complies with the design specifications.
Funder
Key Laboratory of Quark and Lepton Physics (MOE), Central China Normal University
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference20 articles.
1. Anultra-low-power, 16 bits CT delta-sigma modulator using 4-bit asynchronous SAR quantizer for medical applications;Javahernia;J. Circuits Syst. Comput.,2020
2. Robust biopotential acquisition via a distributed multichannel FM-ADC;Warchall;IEEE Trans. Biomed. Circuits Syst.,2019
3. (2020, January 01). Analog Devices. Available online: https://www.analog.com/media/en/technical-documentation/data-sheets/AD1871.pdf.
4. (2019, May 01). Analog Devices. Available online: https://www.analog.com/media/en/technical-documentation/data-sheets/AD7703.pdf.
5. (2002, January 01). Analog Devices. Available online: https://www.analog.com/media/en/technical-documentation/data-sheets/AD1555_1556.pdf.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献