Affiliation:
1. Kobe University
2. Renesas Electronics Corporation
3. JST, CREST
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference21 articles.
1. [1] International Technology Roadmap for Semiconductors (ITRS) Report. (http://www.itrs.net/Links/2010ITRS/Home2010.htm)
2. [2] A.V.-Y. Thean, Z.-H. Shi, L. Mathew, T. Stephens, H. Desjardin, C. Parker, T. White, M. Stoker, L. Prabhu, R. Garcia, B.-Y. Nguyen, S. Murphy, R. Rai, J. Conner, B.E. White, and S. Venkatesan, “Performance and variability comparisons between Multi-Gate FETs and planar SOI transistors,” IEEE International Electron Devices Meeting (IEDM), pp.1-4, 2006.
3. [3] E.H. Cannon, D.D. Reinhardt, M.S. Gordon, and P.S. Makowenskyj, “SRAM SER in 90, 130 and 180nm bulk and SOI technologies,” IEEE International Reliability Phisics Symposium (IRPS), pp.300-304, 2004.
4. [4] D.F. Heidel, K.P. Rodbell, P. Oldiges, M.S. Gordon, H.H.K. Tang, E.H. Cannon, and C. Plettner, “Single-event-upset critical charge measurements and modeling of 65nm latches and memory cells,” IEEE Trans. Nucl. Sci., vol.53, pp.3512-3517, 2006.
5. [5] F. Wrobel, J.M. Palau, M.C. Calvet, O. Bersillon, and H. Duarte, “Incidence of multi-particle events on soft error rates caused by n-Si nuclear reactions,” IEEE Trans. Nucl. Sci., vol.47, pp.2580-2585, 2000.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献