1. [1] H.C. Pfeiffer, “Variable spot shaping for electron-beam lithography,” J. Vacuum Sci. & Tech., vol.15, no.3, pp.887-890, March 1978.
2. [2] H.C. Pfeiffer, “Recent advances in electron-beam lithography for the high-volume production of VLSI devices,” IEEE Trans. Electron Devices, vol.ED-26, no.4, pp.663-674, April 1979.
3. [3] A. Yamada, H. Yasuda, and M. Yamabe, “Electron beams in individual column cells of multicolumn cell system,” J. Vacuum Sci. & Tech, B, vol.26, no.6, pp.2025-2031, Nov./Dec. 2008.
4. [4] R. Inanami, S. Magoshi, S. Kosai, M. Hamada, T. Takayanagi, K. Sugihara, K. Okumura, and T. Kuroda, “Throughput enhancement strategy of maskless electron beam direct writing for logic device,” Proc. 2000 IEEE International Electron Devices Meeting, pp.833-836, Dec. 2000.
5. [5] M. Sugihara, T. Takata, K. Nakamura, R. Inanami, H. Hayashi, K. Kishimoto, T. Hasebe, Y. Kawano, Y. Matsunaga, K. Murakami, and K. Okumura, “Cell library development methodology for throughput enhancement of character projection equipment,” IEICE Trans. Electron., vol.E89-C, no.3, pp.377-383, March 2006.