Affiliation:
1. Design Algorithm Laboratory, Inc.
2. The University of Kitakyushu
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference23 articles.
1. [1] B. Yang, Q. Dong, J. Li, and S. Nakatake, “Structured analog circuit design and mos transistor decomposition for high accuracy applications,” 2010 International Conference on Computer-Aided Design (ICCAD'10), pp.721-728, 2010.
2. [2] Q. Dong, B. Yang, G. Chen, J. Li, and S. Nakatake, “Transistor channel decomposition for structured analog layout, manufacturability and low-power applications,” in ISQED, ed. K.A. Bowman, K.V. Gadepally, P. Chatterjee, M.M. Budnik, and L. Immaneni, pp.656-662, 2012.
3. [3] M.H. Abu-Rahma and M. Anis, “Variability in vlsi circuits: Sources and design considerations,” International Symposium on Circuits and Systems (ISCAS 2007), ISCAS, pp.3215-3218, 2007.
4. [4] V. Mehrotra, S.L. Sam, D.S. Boning, A. Chandrakasan, R. Vallishayee, and S.R. Nassif, “A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance,” DAC, pp.172-175, 2000.
5. [5] H. Chang and S.S. Sapatnekar, “Statistical timing analysis under spatial correlations,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.24, pp.1467-1482, 2005.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Density Optimization for Analog Layout Based on Transistor-Array;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2019-12-01
2. Subblock-Level Matching Layout for Analog Block-Pair and Its Layout-Dependent Manufacturability Evaluation;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2016