Dynamic-static hybrid near-threshold-voltage adder design for ultra-low power applications-Reference-Cited by-同舟云学术

Dynamic-static hybrid near-threshold-voltage adder design for ultra-low power applications

Published:2015 Issue:3 Volume:12 Page:20141122-20141122
ISSN:1349-2543
Container-title:IEICE Electronics Express
language:en
Short-container-title:IEICE Electron. Express

Author:

Lian Xin-Xiang¹,Wey I-Chyn²,Peng Chien-Chang³,Cheng Zhi-Qun¹

Affiliation:

1. Key Laboratory of RF Circuits and Systems of Ministry of Education, Hangzhou Dianzi University

2. Graduate Institute of Electrical Engineering, Electrical Engineering Department, and Green Technology Research Center, School of Electrical and Computer Engineering, College of Engineering, Chang Gung University

3. Graduate Institute of Electrical Engineering, ChangGung University

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials

Link

https://www.jstage.jst.go.jp/article/elex/12/3/12_12.20141122/_pdf

Reference3 articles.

1. [1] S. K. Hsu, A. Agarwal, M. A. Anders, S. K. Mathew, H. Kaul, F. Sheikh and R. K. Krishnamurthy: Proc. of ISSCC (2012) 178. DOI:10.1109/ISSCC.2012.6176966

2. [2] R. G. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester and T. Mudge: Proc. IEEE 98 (2010) 253. DOI:10.1109/JPROC.2009.2034764

3. [3] J. S. Wang, P. H. Yang and D. Sheng: IEEE J. Solid-State Circuits 35 (2000) 583. DOI:10.1109/4.839918

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A metastability-immune error-resilient flip-flop for near-threshold variation-tolerant designs;IEICE Electronics Express;2017