1. 1. H. Xiao, Introduction to semiconductor manu-facturing technology, Prentice Hall, 2004.
2. 2. M. Quirk and J. Serda, Semiconductor manu-facturing technology, Prentice Hall, 2001.
3. 3. Rosfariza bt. Radzali, Fabrication and charac-terization of a 0.13 micron device, M.Sc. Thesis, University Kebangsaan, Malaysia, 2004.
4. 4. S. Xiong and J. Ding, Impact of parameter variation on future circuit performance, technical report. [Online] Available: http://mechatro2.me.berkeley.edu/ ~jgding/ee241/.
5. 5. C.K. Chen, C.L. Chen, P.M. Gouker, P.W. Wyatt, D.R. Yost, J.A. Burns, V. Suntharalingam, M. Fritze, and C.L. Keast, Fabrication of self-aligned 90 nm fully depleted SOI CMOS SLOTFETs // IEEE Electron Device Lett. 22(7), p. 345-347 (2001).