1. Handbook of 3D Integration
2. Wafer Level 3-D ICs Process Technology
3. K.W. Guarini, A.W. Topol, M. Ieong, R. Yu, L. Shi, M.R. Newport, D.J. Frank, D.V. Singh, G.M. Cohen, S.V. Nitta, D.C. Boyd, P.A. O'Neil, S.L. Tempest, H.B. Pogge, S. Purushothaman, and W.E. Haensch, Electrical integrity of state-of-the-art 0.13 mm SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication, Digest of International Electron Device Meeting, pp.943-945, 2002.
4. A wafer-scale 3-D circuit integration technology