Power Delivery in 3D IC Technology with a Stratum Having an Array of Monolithic DC-DC Point-of-Load (PoL) Converter Cells
Author:
Rutman Ron,Sun Jian
Publisher
Pan Stanford Publishing
Reference11 articles.
1. G. Schrom, P. Hazucha, J. Hahn, V. Kursun, D. Gardner, S. Narenda, T. Karnick, and V. De, "Feasibility of Monolithic and 3D-Stacked DC-DC Converters for Microprocessor in 90 nm Technology Generation," inProc. ISLPED, 2004, pp.263-268.
2. Handbook of 3D Integration
3. R.J. Gutmann and J.Q. Lu, "Wafer-Level Three-Dimensional Integration for Advanced CMOS ICs0022, Chapter 2.6 in K. Iniewski, editor, "VLSI Circuits for NanoEra: Communications, Imaging and Sensing0022, CRC Press, 2008.