1. S. M. Sze,VLSI Technology, Chap. 14, 2nd ed., McGraw-Hill, New York (1988).
2. A. V. Ferris-Prabhu,Introduction to Semiconductor Device Yield Modeling, Chap. 1, Artech House, Boston, MA (1992).
3. G. Bai, C. Chiang, J. N. Cox, S. Fang, and D. S. Gardner, in Digest of Technical papers of the Symposium on VLSI Technology, 48 (1996).
4. D. Hymes, I. Malik, J. Zhang, and R. Emami, Solid State Technol., 209 (July 1997).
5. Chemical–mechanical polishing for giant magnetoresistance device integration