1. A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors
2. Verheyen P. Collaert N. Rooyackers R. Loo R. Shamiryan D. De Keersgieter A. Eneman G. Leys F. Dixit A Goodwin M. Yim Y. S. Caymax M. De Meyer K. Absil P. Jurczak M. Biesemans S. , VLSI Technology Digest of Technical Papers, p. 194 (2005).
3. Auth C. Allen C. Blattner A. Bergstrom D. Brazier M. Bost M. Buehler M. Chikarmane V. Ghani T. Glassman T. Grover R. Han W. Hanken D. Hattendorf M. Hentges P. Heussner R. Hicks J. Ingerly D. Jain P. Jaloviar S. James R. Jones D. Jopling J. Joshi S. Kenyon C. Liu H. McFadden R. McIntyre B. Neirynck J. Parker C. Pipes L. Post I. Pradhan S. Prince M. Ramey S. Reynolds T. Roesler J. Sandford J. Seiple J. Smith P. Thomas C. Towner D. Troeger T. Weber C. Yashar P. Zawadzki K. Mistry K. , VLSI Technology Digest of Technical Papers, p. 131 (2012).
4. Si1-xGex-Channel PFETs: Scalability, Layout Considerations and Compatibility with Other Stress Techniques
5. Eneman G. , to be published.