1. Damascene copper electroplating for chip interconnections
2. R. Ravikumar, H. Cichy, R. G. Filippi, E. W. Kiewra, D. L. Rath, and G. Stojakovic , inProceedings of IITC 1999, IEEE, p. 146 (1999).
3. Dry etch challenges of 0.25 μm dual damascene structures
4. T. Licata, M. Okazaki, M. Ronay, W. Landers, H. Aochi, R. Filippi, D. Restaino, D. Knorr, and J. Ryan , inProceedings of VMIC 1995, IEEE, p. 596 (1995).
5. Copper interconnections and reliability