Author:
Tabrizchi Sepehr,Azimi Nooshin,Navi Keivan
Publisher
Zhejiang University Press
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing
Cited by
17 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. CNTFET-based digital arithmetic circuit designs in ternary logic with improved performance;e-Prime - Advances in Electrical Engineering, Electronics and Energy;2024-03
2. FPGA Implementation of Ternary Multiplier Using Reconfigurable Logic;Data-Intensive Research;2024
3. CNTFET-based Approximate Ternary Adder Design;2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS);2023-12-04
4. High-speed low power energy efficient 1- trit multiplier with less number of CNTFETs;Multimedia Tools and Applications;2023-08-14
5. CNTFET‐based ternary address decoder design;International Journal of Circuit Theory and Applications;2022-06-07