Designing Asynchronous Circuits using NULL Convention Logic (NCL)-Reference-Cited by-同舟云学术

Designing Asynchronous Circuits using NULL Convention Logic (NCL)

Published:2009-01 Issue:1 Volume:4 Page:1-96
ISSN:1932-3166
Container-title:Synthesis Lectures on Digital Circuits and Systems
language:en
Short-container-title:Synthesis Lectures on Digital Circuits and Systems

Author:

Smith Scott C.,Di Jia

Publisher

Morgan & Claypool Publishers LLC

Subject

Electrical and Electronic Engineering

Reference24 articles.

1. Micropipelines

2. J. Sparso, J. Staunstrup, and M. Dantzer-Sorensen , "Design of Delay Insensitive Circuits using Multi-Ring Structures ,"Proceedings of the European Design Automation Conference, pp.15 -20 ,1992 . DOI: 10.1109/EURDAC.1992.24627110.1109/EURDAC.1992.246271

3. T. S. Anantharaman ,"A Delay Insensitive Regular Expression Recognizer ,"IEEE VLSI Technical Bulletin,Sept.1986 .

4. N. P. Singh , "A Design Methodology for Self-Timed Systems," Master's Thesis, MIT/LCS/TR258, Laboratory for Computer Science ,MIT,1981 .

Cited by 21 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. The Need for 2-Phase Design Paradigms in High-Throughput GALS Network-On-Chip Architectures;2022 RIVF International Conference on Computing and Communication Technologies (RIVF);2022-12-20

2. A Methodology to Design Static NCL Libraries;Journal of Low Power Electronics and Applications;2022-06-06

3. Approximate Evaluation of the Efficiency of Synchronous and Self-Timed Methodologies in Problems of Designing Failure-Tolerant Computing and Control Systems;Automation and Remote Control;2022-02

4. Power Consumption Improvements in AES Decryption Based on Null Convention Logic;International Journal of Circuits, Systems and Signal Processing;2021-04-07

5. Extended Boolean algebra for asynchronous quasi‐delay‐insensitive logic;IET Circuits, Devices & Systems;2020-11