1. Viktorova, V.C., Lubkov, N.V., and Stepanyants, A.S., Analiz
nadezhnosti otkazoustoichivykh upravlyayushchikh vychislitel’nykh sistem (Reliability
Analysis of Failure-Tolerant Control Computing Systems), Moscow: Inst. Probl. Upr. Ross.
Akad. Nauk, 2016.
https://www.ipu.ru/sites/default/files/card_file/VLS.pdf
.
2. Kishinevsky, M., Kondratyev, A., Taubin, A., and Varshavsky, V., Concurrent Hardware: the Theory and Practice of Self-Timed
Design, New York: John Wiley & Sons, 1994.
3. Zakharov, V., Stepchenkov, Y., Diachenko, Y., and Rogdestvenski, Y.,
Self-timed circuitry retrospective, Int. Conf. Eng. Technol. Comput.
Sci. (EnT) (Moscow, 2020), pp. 58–64.
4. Tabassam, Z., Naqvi, S.R., Akram, T., Alhussein, M., Aurangzeb, K., and
Haider, S.A., Towards designing asynchronous microprocessors: from specification to tape-out,
IEEE Access, 2019, vol. 7, no. 5, pp. 33978–34003.
https://doi.org/10.1109/ACCESS.2019.2903126
5. Smith, S.C. and Jia, Di., Designing asynchronous circuits using NULL
Convention Logic (NCL), Synthesis Lect. Digital Circuits
Syst., 2009, vol. 4, no. 1, pp. 61–73.
https://doi.org/10.2200/S00202ED1V01Y200907DCS023