1. D.C. Kim, W. C. Shin, J. D. Lee, J. H. Shin, J. H. Lee, S. H. Hur, I. G. Baik, Y. C. Shin, C. H. Lee, J. S. Yoon, H. G. Lee, K. S. Jo, S. W. Choi, B. K. You, J. H. Choi, D. G. Park, and K. N. Kim, Tech. Dig. Int. Electron Devices Meet., Washington, DC, 2002, p. 919.
2. R. Degraeve, A. Kerber, Ph. Roussel, E. Cartier, T. Kauerauf, L. Pantisano, and G. Grosenken, Tech. Dig. Int. Electron Devices Meet., Washington, DC, 2003, p. 935.
3. S. J. Baik, S. Choi, U.I. Chung, and J. T. Moon, Tech. Dig. Int. Electron Devices Meet., Washington, DC, 2003, p. 545.
4. Layered tunnel barriers for nonvolatile memory devices
5. Enhanced injection in n/sup ++/-poly/SiO/sub x//SiO/sub 2//p-sub MOS capacitors for low-voltage nonvolatile memory applications: experiment