1. J. Müller
,
T. S. Böscke
,
S. Müller
,
E. Yurchuk
,
P. Polakowski
,
J. Paul
,
D. Martin
,
T. Schenk
,
K. Khullar
,
A. Kersch
,
W. Weinreich
,
S. Riedel
,
K. Seidel
,
A. Kumar
,
T. M. Arruda
,
S. V. Kalinin
,
T. Schlösser
,
R. Boschke
,
R. van Bentum
,
U. Schröder
, and
T. Mikolajick
, in IEDM Technical Digest (
IEEE, 2013), pp. 10.8.1–10.8.4.
2. A. K. Saha
,
B. Grisafe
,
S. Datta
, and
S. K. Gupta
, in Proceedings of the IEEE VLSI Technology (
IEEE, 2017), pp. T226–T227.
3. Phase field modeling of domain dynamics and polarization accumulation in ferroelectric HZO
4. Self-Aligned, Gate Last, FDSOI, Ferroelectric Gate Memory Device With 5.5-nm Hf0.8Zr0.2O2, High Endurance and Breakdown Recovery