Author:
Burange R. A.,Agrawal G. H.,Ingole Kartik
Reference12 articles.
1. Heng You Jia Yuan, Zenghui Yu “Low-Power RetentiveTrueSingle-Phase-ClockedFlip-FlopWithRedundant-PrechargeFreeOperation, IEEE Transactions On Very Large Scale Integration (Vlsi) Systems, VoL. 29, NO. 5, May 2021
2. A. Hirata, K. Nakanishi, M. Nozoe, and A. Miyoshi, “Thecross chargecontrol flip-flop: A low-power and high-speedflip-flop suitable for mobileapplication SoCs,” in Dig. Tech. Papers. Symp. VLSICircuits, Jun. 2005, pp. 306–307.
3. K. Teh, T. Fujita, H. Hara, and M. Hamada, “A 77%energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40 nm CMOS,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2011, pp. 338–339.
4. A Fully Static Topologically-Compressed 21-Transistor Flip-Flop With 75% Power Saving
5. Ultra-Low Power 18-Transistor Fully Static Contention-Free Single-Phase Clocked Flip-Flop in 65-nm CMOS