1. Impact of gate direct tunneling current on circuit performance: a simulation study
2. S. Mukhopadhyay and K. Roy, Symposium On VLSI Circuit (IEEE, Kyoto, 2003), p. 53.
3. K. M. Cao, W. C. Lee, W. Liu, X. Jin, P. Su, S. K. H. Fung, J. X. An, B. Yu, and C. Hu, International Electron Device Meeting Technical Digest (IEEE, CA, 2000), p. 815.
4. Characterization and modeling of edge direct tunneling (EDT) leakage in ultrathin gate oxide MOSFETs
5. N. Yang, W. K. Henson, and J. J. Wortman, International Electron Device Meeting Technical Digest (IEEE, Washington, DC, 1999), p. 453.