1. M. Bohr, The new era of scaling in an SoC world, in IEEE International Solid-State Circuits Conference (ISSCC) (2009), pp. 23–28
2. D.J. Frank, R.H. Dennard, E. Nowak, P.M. Solomon, Y. Taur, H.-S.P. Wong, Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE 89(3), 259–288 (2001)
3. L. Chang, Y.-K. Choi, D. Ha, P. Ranade, S. Xiong, J. Bokor, C. Hu, T.-J. King, Extremely scaled silicon nano-CMOS devices. Proc. IEEE 91(11), 1860–1873 (2003)
4. Y. Taur, E. Nowak, CMOS devices below 0.1 μm: how high will performance go? in IEEE International Electron Devices Meeting (IEDM) Technical Digest (1997), pp. 215–218
5. K. Gopalakrishnan, P. B. Griffin, J. D. Plummer, I-MOS: a novel semiconductor device with a subthreshold slope lower than kT/q, in IEEE International Electron Devices Meeting (IEDM) Technical Digest (2002), pp. 289–292