Abstract
Synthesis of FSMs Based on Architectural Decomposition with Joined Multiple EncodingThe method of synthesis of the logic circuit of finite state machine (FSM) with Mealy's outputs is proposed in this paper. Proposed method is based on the innovate encoding of microinstructions split into subsets. Code of microinstruction is represented as a part of current state code and code of microinstruction inside of current subset. It leads to realization of FSM as s double-level structure. It leads to diminishing of number of variables required for encoding of microinstructions. Such approach permits to decrease the number of required outputs of combinational part of FSM.
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. State Assignment and Optimization of Ultra-High-Speed FSMs Utilizing Tristate Buffers;ACM Transactions on Design Automation of Electronic Systems;2016-12-28
2. Architectural Synthesis of Petri Nets;Design of Reconfigurable Logic Controllers;2015-12-24
3. Modular Synthesis of Petri Nets;Design of Reconfigurable Logic Controllers;2015-12-24
4. A Method of Determining an Electric Energy Meter Maximum Uncertainty;Lecture Notes in Electrical Engineering;2014
5. Structured Mapping of Petri Net States and Events for FPGA Implementations;International Journal of Electronics and Telecommunications;2013-01-01