1. Yu. V. Borodina, “Synthesis of Easily-Tested Circuits in the Case of Single-Type Constant Malfunctions at the Element Outputs,” Vestnik Moskov. Univ. Ser. 15, No. 1, 40–44 (2008) [Moscow Univ. Comput. Math. Cybern. 32 (1), 42–46 (2008)].
2. Yu. V. Borodina, “Circuits Admitting Single-Fault Tests of Length 1 under Constant Faults at Outputs of Elements,” Vestnik Moskov. Univ. Ser. 1, No. 5, 49–52 (2008) [Moscow Univ. Math. Bull. 63 (5), 202–204 (2008)].
3. Yu. V. Borodina and P. A. Borodin, “Synthesis of Easily Testable Circuits over the Zhegalkin Basis in the Case of Constant Faults of Type 0 at outputs of Elements,” Diskretn. Mat. 22 (3), 127–133 (2010) [Discrete Math. Appl. 20 (4), 441–449 (2010)].
4. S. S. Kolyada, “Upper Bounds on the Length of Fault Detection Tests for Logic Circuits,” Candidate’s Dissertation in Mathematics and Physics (Moskov. Gos. Univ., Moscow, 2013).
5. N. P. Red’kin, “On Complete Fault Detection Tests for Logic Circuits,” Vestnik Moskov. Univ. Ser. 1. Mat. Mekh. No. 1, 72–74 (1986).