1. Yu. V. Borodina, “Synthesis of Easily-Tested Circuits in the Case of Single-Type Constant Malfunctions at the Element Outputs,” VestnikMoskov.Univ. Ser. 15, No. 1, 40–44 (2008) [Moscow Univ. Comput. Math. Cybernet. 32 (1), 42–46 (2008)].
2. Yu. V. Borodina, “Circuits Admitting Single-Fault Tests of Length 1 under Constant Faults at Outputs of Elements,” VestnikMoskov. Univ. Ser. 1, No. 5, 49–52 (2008) [Moscow Univ. Math. Bull. 63 (5), 202–204 (2008)].
3. Yu. V. Borodina, “Lower Estimate of the Length of the Complete Test in the Basis {x | y},” Vestnik Moskov. Univ. Ser. 1, No. 4, 49–51 (2015) [Moscow Univ.Math. Bull. 70 (4), 185–186 (2015)].
4. Yu. V. Borodina and P. A. Borodin, “Synthesis of Easily Testable Circuits over the Zhegalkin Basis in the Case of Constant Faults of type 0 at Outputs of Elements,” Diskretn.Mat. 22 (3), 127–133 (2010) [Discrete Math. Appl. 20 (4), 441–449 (2010)].
5. S. S. Kolyada, Upper Bounds on the Length of Fault Detection Tests for Logic Networks, Candidate’s Dissertation in Mathematics and Physics (MGU, Moscow, 2013).