1. Calin, T., Nicolaidis, M., and Velazco, R., Upset hardened memory design for submicron CMOS technology, IEEE Trans. Nucl. Sci., 1996, vol. 43, no. 6, pp. 2874–2878.
2. Loveless, T.D., Jagannathan, S., Reece, T., Chetia, J., Bhuva, B.L., McCurdy, M.W., Massengill, L.W., Wen, S.-J., Wong, R., and Rennie, D., Neutron-and proton-induced single event upsets for D-and DICEflip/flop designs at a 40 nm technology node, IEEE Trans. Nucl. Sci., 2011, vol. 58, no. 3, pp. 1008–1014.
3. Seifert, N.P., Ambrose, V., Gill, B., Shi, Q., Allmon, R., Recchia, C., Mukherjee, S., Nassif, N., Krause, J., Pickholtz, J., and Balasubramanian, A., On the radiation-induced soft error performance of hardened sequential elements in advanced bulk CMOS technologies, in Proceedings of IEEE International Reliability Physics Symposium, 2010, pp. 188–197.
4. Seifert, N., Gill, B., Foley, K., and Relangi, P., Multicell upset probabilities of 45 nm high-k +metal gate SRAM devices in terrestrial and space environments, in Proceedings of IEEE International Reliability Physics Symposium, 2008, pp. 181–186.
5. Gaspard, N., Jagannathan, S., Diggins, Z., McCurdy, M., Loveless, T.D., Bhuva, B.L., Massengill, L.W., Holman, W.T., Oates, T.S., Fang, Y-P., Wen, S.-J., Wong, R., Lilja, K., and Bounasser, M., Estimation of hardened flip-flop neutron soft error rates using SRAM multiplecell upset data in bulk CMOS, in Proceedings of IEEE International Reliability Physics Symposium, 2013, pp. SE.6.1–SE.6.5.