1. Muller, D.E. and Bartky, W.S., A theory of asynchronous circuits, in Proceedings of International Symposium on the Theory of Switching, Cambridge, MA: Harvard Univ. Press, 1959, pp. 204–243.
2. Gambles, J., Hass, K., and Whitaker, S., Radiation-hardness of ultra-low power CMOS VLSI, in Proceedings of the 11th NASA International Symposium on VLSI Design, May,
2003, pp. 1–6.
3. Baker, R.J., CMOS Circuit Design, Layout, and Simulation, IEEE Press Series on Microelectronic Systems, Hoboken, NJ: Wiley, 2010, p. 351.
4. Balasubramanian, A., Bhuva, B.L., Black, J.D., and Massengill, L.W., RHBD techniques for mitigating effects of single-event hits using guard-gates, IEEE Trans. Nucl. Sci., 2005, vol. 52, no. 6, pp. 2531–2535.
5. Shuler, R.L., Kouba, C., and O’Neill, P.M., SEU performance of TAG based flip-flops, IEEE Trans. Nucl. Sci., 2005, vol. 52, no. 6, pp. 2550–2553.