Author:
Katunin Yu. V.,Stenin V. Ya.,Stepanov P. V.
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference23 articles.
1. Rockett, L.R., An SEU hardened CMOS data latch design, IEEE Trans. Nucl. Sci., 1988, vol. 35, no. 6, pp. 1682–1687.
2. Liu, M.N. and Whitaker, S., Low power SEU immune CMOS memory circuits, IEEE Trans. Nucl. Sci., 1992, vol. 39, no. 6, pp. 1679–1684.
3. Bessot, D. and Velazco, R., Design of SEU-hardened CMOS memory cells: the HIT cell, in Proceedings of the Second European Conference on Radiation and its Effects on Components and Systems, Saint-Malo, 1994, pp. 563–570.
4. Calin, T., Nicolaidis, M., and Velazco, R., Upset hardened memory design for submicron CMOS technology, IEEE Trans. Nucl. Sci., 1996, vol. 43, no. 6, pp. 2874–2878.
5. Hazucha, P., Karnik, S., Walstra, S., Bloechel, B., Tschanz, J., Maiz, J., Soumyanath, K., Dermer, G., Narendra, S., De, V., and Borkar, S., Measurements and analysis of SER-tolerant latch in a 90-nm dual-VT CMOS process, IEEE J. Solid-State Circuits, 2004, vol. 39, no. 9, pp. 1536–1543.
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献