1. Chekurov, N., Grigoras, K., Peltonen, A., Franssila, S., and Tittonen, I., The fabrication of silicon nanostructures by local gallium implantation and cryogenic deep reactive ion etching, Nanotechnology, 2009, vol. 20, no. 6, p. 065307-1.
2. Shearn, M., Sun, X., David Henry, M., Yariv, A., and Scherer, A., Advanced plasma processing: etching, deposition and wafer bonding techniques for semiconductor applications, Semiconductor Technologies: Etching in Tech., 2010, Ch. 5, p. 79.
3. Nikonenko, V.A., Matematicheskoe modelirovanie tekhnologicheskikh protsessov: Modelirovanie v srede MathCAD. Praktikum (Mathematical Modeling of Manufacturing Processes: Simulation in the MathCAD Environment. Practical Work), Kuznetsov, G.D., Ed., Moscow: MISiS, 2001.
4. Wittman, R., Miniaturization problems in CMOS technology: Investigation of doping profiles and reliability, PhD thesis. Technische Universitat Wien, 2010. URL: http://www.iue.tuwien.ac.at/phd/wittmann/diss.html (application data 31.05.2013).
5. Bessonova, A.V., Nevolin, V.K., Romashkin, A.V., and Tsarik, K.A., Systematic features of the formation of semiconductor nanostructures using a focused ion beam, Semiconductors, 2012, vol. 46, no. 13, p. 1604.