Affiliation:
1. AO «Nauchno-issledovatel'skiy institut molekulyarnoy elektroniki»
Abstract
In this paper, the influence of routing buses on the timing characteristics (rise/fall time and switching delay) of standard digital elements due to the manifestation of LDE and parasitic effects was studied. A set of specialized test structures to take into account such effects in layers from the first to the fourth metal was proposed. The test structures provide some of the possible cases of the relative position of the routing buses and the layout of the standard cell. Parasitic extraction and characterization of the resulting netlist were performed for each test structure. A set of netlists with parasitic parameters was characterized. It is shown that the average deviation of the temporal characteristics ranged from 1.8 to 3.9% compared to the original structure without routing buses. The largest relative deviation in switching delay is typical for the smallest load capacity, while the relative deviation of cell characteristics depends relatively weakly on the front value. On the basis of the study, recommendations were formulated for modifying the route of extraction of parasitic parameters of standard digital elements, taking into account the routing buses, in order to increase the accuracy of their modeling.
Publisher
Infra-M Academic Publishing House
Reference20 articles.
1. Шелепин, Н.А. Физические основы моделирования паразитных элементов КНИ КМОП СБИС / Н.А. Шелепин // Нано- и микросистемная техника. – 2015. – № 5(178). – С. 9-16., Shelepin, N.A. Fizicheskie osnovy modelirovaniya parazitnyh elementov KNI KMOP SBIS / N.A. Shelepin // Nano- i mikrosistemnaya tehnika. – 2015. – № 5(178). – S. 9-16.
2. Красников, Г.Я. Возможности микроэлектронных технологий с топологическими размерами менее 5 нм / Г.Я. Красников // Наноиндустрия. – 2020. – Т. 13, № S5-1(102). – С. 13-19. – DOI: 10.22184/1993-8578.2020.13.5s.13.19., Krasnikov, G.Ya. Vozmozhnosti mikroelektronnyh tehnologiy s topologicheskimi razmerami menee 5 nm / G.Ya. Krasnikov // Nanoindustriya. – 2020. – T. 13, № S5-1(102). – S. 13-19. – DOI: 10.22184/1993-8578.2020.13.5s.13.19.
3. Особенности технологии, компонентов и библиотек уровня 28 нм / Г.Я. Красников, Н.А. Шелепин, Д.С. Шипицин, П.В. Игнатов // 5-я Международная научная конференция «Электронная компонентная база и микроэлектронные модули»: сборник тезисов. - Алушта, 2019. - С. 45-47., Osobennosti tehnologii, komponentov i bibliotek urovnya 28 nm / G.Ya. Krasnikov, N.A. Shelepin, D.S. Shipicin, P.V. Ignatov // 5-ya Mezhdunarodnaya nauchnaya konferenciya «Elektronnaya komponentnaya baza i mikroelektronnye moduli»: sbornik tezisov. - Alushta, 2019. - S. 45-47.
4. Власов, А.О. Оптимизация маршрута проектирования топологии высокопроизводительного блока по технологии 28нм / А.О. Власов, А.А. Горелов, Е.К. Эмин // Проблемы разработки перспективных микро- и наноэлектронных систем. - 2018. - №1. - С. 38-44. - DOI: 10.31114/2078-7707-2018-1-38-44., Vlasov, A.O. Optimizaciya marshruta proektirovaniya topologii vysokoproizvoditel'nogo bloka po tehnologii 28nm / A.O. Vlasov, A.A. Gorelov, E.K. Emin // Problemy razrabotki perspektivnyh mikro- i nanoelektronnyh sistem. - 2018. - №1. - S. 38-44. - DOI: 10.31114/2078-7707-2018-1-38-44.
5. A Multi-level Analog IC Design Flow for Fast Performance Estimation Using Template-based Layout Generators and Structural Models / B. Prautsch, T. Markwirth, F. Schenkel [et al.] // 2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Villasimius, Italy, 2022. - Pp. 1-4. – DOI: 10.1109/SMACD55068.2022.9816280., A Multi-level Analog IC Design Flow for Fast Performance Estimation Using Template-based Layout Generators and Structural Models / B. Prautsch, T. Markwirth, F. Schenkel [et al.] // 2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Villasimius, Italy, 2022. - Pp. 1-4. – DOI: 10.1109/SMACD55068.2022.9816280.