1. Moore, G. No Exponential is Forever: But “Forever” Can Be Delayed!. Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International 10-13 Feb. 2003, San Francisco, CA, IEEE, pp. 20–23 (2003) (10.1109/ISSCC.2003.1234194).
2. International Technology Roadmap for Semiconductors. (2013);
http://www.itrs.net/Links/2013ITRS/2013Chapters/2013PIDS_Summary.pdf
(05/10/2014).
3. Kavalieros, J. T. et al. Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering. International Symposium on VLSI Technology, Systems and Applications pp. 50–51 (2006). Honolulu, HI; IEEE (10.1109/VLSIT.2006.1705211); June 13th, 2006.
4. Heyns, M. et al. Advancing CMOS beyond the Si roadmap with Ge and III/V devices. Electron Devices Meeting (IEDM), 2011 IEEE International, 5–7 Dec. 2011, Washington, DC, IEEE, pp. 13.1.1–13.1.4 (2011) (10.1109/IEDM.2011.6131543).
5. Mitard, J. et al. Record ION/IOFF performance for 65 nm Ge pMOSFET and novel Si passivation scheme for improved EOT scalability. Electron Devices Meeting (IEDM), 2008 IEEE International 15–17 Dec. 2008, San Francisco, CA, IEEE, pp. 873–876 (2008) (10.1109/IEDM.2008.4796837).