Abstract
AbstractAs the prevailing non-volatile memory (NVM), flash memory offers mass data storage at high integration density and low cost. However, due to the ‘speed-retention-endurance’ dilemma, their typical speed is limited to ~microseconds to milliseconds for program and erase operations, restricting their application in scenarios with high-speed data throughput. Here, by adopting metallic 1T-LixMoS2 as edge contact, we show that ultrafast (10–100 ns) and robust (endurance>106 cycles, retention>10 years) memory operation can be simultaneously achieved in a two-dimensional van der Waals heterostructure flash memory with 2H-MoS2 as semiconductor channel. We attribute the superior performance to the gate tunable Schottky barrier at the edge contact, which can facilitate hot carrier injection to the semiconductor channel and subsequent tunneling when compared to a conventional top contact with high density of defects at the metal interface. Our results suggest that contact engineering can become a strategy to further improve the performance of 2D flash memory devices and meet the increasing demands of high speed and reliable data storage.
Funder
National Natural Science Foundation of China
Ministry of Science and Technology of the People’s Republic of China
Item “large-scale and energy-efficient in-memory computing systems” of National Key Research and Development Program of China
Publisher
Springer Science and Business Media LLC
Subject
General Physics and Astronomy,General Biochemistry, Genetics and Molecular Biology,General Chemistry,Multidisciplinary
Reference46 articles.
1. Badaroglu, M. International Roadmap for Devices and Systems 2021 (IEEE, 2021); https://irds.ieee.org/editions/2021.
2. Zidan, M. A., Strachan, J. P. & Lu, W. D. The future of electronics based on memristive systems. Nat. Electron. 1, 22–29 (2018).
3. Wong, H. S. & Salahuddin, S. Memory leads the way to better computing. Nat. Nanotechnol. 10, 191–194 (2015).
4. Park, J. W. et al. A 176-stacked 512Gb 3b/Cell 3D-NAND flash with 10.8Gb/mm2 density with a peripheral circuit under cell array architecture. In: 2021 IEEE International Solid-State Circuits Conference (ISSCC), 422-423 (IEEE, 2021).
5. Yosuke, K. et al. Disturbless flash memory due to high boost efficiency on BiCS structure and optimal memory film stack for ultra high density storage device. In: 2008 IEEE International Electron Devices Meeting (IEDM), 1-4 (IEEE, 2008).
Cited by
14 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献