Author:
Son Donghwi,Lee Hyunwoo,Kim Hyunsoo,Ahn Jae-Hyuk,Kim Sungho
Abstract
AbstractNanosheet field-effect transistors (NSFETs) have attracted considerable attention for their potential to achieve improved performance and energy efficiency compared to traditional FinFETs. Here, we present a comprehensive investigation of core-insulator-embedded nanosheet field-effect transistors (C-NSFETs), focusing on their improved performance and device-to-device (D2D) variability compared to conventional NSFETs through three-dimensional device simulations. The C-NSFETs exhibit enhanced direct-current (DC) performance, characterized by a steeper subthreshold slope and reduced off-current, indicating better gate electrostatic controllability. Furthermore, the structural design of C-NSFETs enables to demonstrate a notable resilience against D2D variations in nanosheet thickness and doping concentration. In addition, we investigate the effects of interface traps in C-NSFETs, emphasizing the importance of thermal oxidation processes in the formation of core-insulating layers to maintain optimal device performance.
Funder
National Research Foundation of Korea
Publisher
Springer Science and Business Media LLC
Reference24 articles.
1. Loubet, N. et al. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. In Digest of Technical Papers—Symposium on VLSI Technology (2017).
2. Veloso, A. et al. Nanowire & nanosheet FETs for ultra-scaled, high-density logic and memory applications. Solid State Electron. 168, 107736 (2020).
3. Sreenivasulu, V. B. & Narendar, V. Design insights of nanosheet FET and CMOS circuit applications at 5-nm technology node. IEEE Trans. Electron Devices 69, 4115–4122 (2022).
4. Ajayan, J. et al. Nanosheet field effect transistors-a next generation device to keep Moore’s law alive: An intensive study. Microelectron. J. 114, 105141 (2021).
5. Nagy, D. et al. Benchmarking of FinFET, nanosheet, and nanowire FET architectures for future technology nodes. IEEE Access 8, 53196–53202 (2020).